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Abstract-  Network-On-Chip (NoC) is used as a main part of a system. NoC overcomes traditional 
System-On-Chip (SoC) problems. Because, SoC has problems like cost, design risk, more 
complexity and more power consumption. In software part, Xilinx ISE Design suite 14.5 with 
VHDL programming is used. It is simple programming language. In hardware part, FPGA of 
Spartan 3E family is used. It is advanced 90nm technology. It is world’s the cheapest FPGA 
family. It has 500K gates and 40 LUTs. It has lowest cost per logic. Its better advantage is that it 
is designed for more volume-to-market. Power consumption of given system is compared with 
previous system. From output power analysis chart, it is concluded that given system has lower 
power consumption than previous system. Power consumption of gray to binary conversion 
block of previous system is nearly equal to power consumption of present (given) whole system. 
This proves that there is a great reduction in power consumption in the system. 
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Abstract- Network-On-Chip (NoC) is used as a main part of a 
system. NoC overcomes traditional System-On-Chip (SoC) 
problems. Because, SoC has problems like cost, design risk, 
more complexity and more power consumption. In software 
part, Xilinx ISE Design suite 14.5 with VHDL programming is 
used. It is simple programming language. In hardware part, 
FPGA of Spartan 3E family is used. It is advanced 90nm 
technology.  It is world’s the cheapest FPGA family. It has 
500K gates and 40 LUTs. It has lowest cost per logic. Its better 
advantage is
 
that it is designed for more volume-to-market. 
Power consumption of given system is compared with 
previous system. From output power analysis chart, it is 
concluded that given system has lower power consumption 
than previous system. Power consumption of gray to binary 
conversion block of previous system is nearly equal to power 
consumption of present (given) whole system. This proves that 
there is a great reduction in power consumption in the system.  
 
 
 
I.
 
Introduction
 
 
 
 
 
 
 
 
Design density and total length of 
interconnection wires are directly proportional with each 
other. This affects on long distant transmission delay 
and higher power consumption.   
II. Related Work 
Giuseppe Ascia, et al. [1],  
In this paper, we propose the data encoding 
techniques are used to reduce both power dissipation 
and energy consumption of NoC links 
Working on the basis of end-to-end, the 
proposed encoding scheme exploits the wormhole 
switching techniques.  
That is, encoding and decoding of flits by NIs at 
source and destination. 
Shivaraj MN, et al. [2], 
 
Jeeva Anusha,et al.[3], 
In the proposed system, different encoding 
schemes are given. Also, hardware design properties 
are presented. Output details and power details are  
given.  
III. Proposed System 
In method 1, Encoding is done by reducing 
number of type-I, II transitions and converting them to 
type-III and / or Type IV transition. 
 
Fig. 2: Block Diagram of Encoding Scheme-I 
In method-2, Full and odd inversions are done 
to convert type-II to type-IV transitions. 
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Network-on-Chip power dissipation sources 
(links)[1]
s process technology scaling continues number 
of transistor increases and hence power 
consumption also increases. Chip-multiprocessor 
can reach higher efficiency due to synchronized parallel 
execution of multiple programs or threads. Network-on-
Chip is a scalable alternative to conventional when core 
count is more in Chip-multiprocessor. For mainly in 
current VLSI design, power efficiency is very important 
constraint in NoC design.  
A
Fig. 1: 
In this paper, encoding techniques are used to 
reduce dynamic power reduction than previous system. 
Coupling switching activities are reduced. Detailed 
process of inversion is explained with the help of 
flowchart.
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  Block Diagram of Encoding Scheme-II 
In this method-3, Even inversion is added with 
odd inversion. Because, Type-II  transitions are formed 
in even inversion.  
 
 
Block Diagram of Encoding Scheme-III
 
IV.
 
Hardware
 
Part
 
 
Xilinx SPARTAN 3E FPGA kit:
 
 
  
• World’s lowest cost FPGA is of Spartan 3E FPGA.
 
• Designed for the High-Volume Market
 
• Designed for the Low-Cost Market
 
• Optimized for Gate-Centric Designs
 
• 100K to 1.6 million gates
 
• 4000 
 
LuTs.
 
• Lowest cost per logic
 
• Advanced 90nm technology.
 
 
Fig. 5: 
 
Design properties in Xilinx simulator 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
From Eq.8, power is directly proportional to 
capacitance value, frequency and square of voltage. 
Here, capacitance value is very less i.e. in µF. As 
switching
 
between i/p and o/p increases, frequency also 
increases and hence, power consumption increases. 
Power consumption is more affected by voltage value. 
 
 
 
Fig. 6:  Power analysis for scheme-III
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Fig. 3: 
Fig. 4: 
Fig. 4: Xilinx Spartan3E board [7]
Present
  
Data
W-bites
Binary to Grey
Previous
Data or 
Feedback
   Line 
Switches
TY 
Block
  
T2
Blocks
T4**
Blocks
Ones
Ones
Ones
Module
    
A
  
Full
Invert 
OR
Half
Invert
Ex- OR
Gates
Decoder
Logic
Decoded
Data
TY 
Block
T2
Blocks
TY 
Block
T4**
Blocks
Ones
Ones
Ones
Module
C
Even
Invert 
OR
Odd
Invert
Ex- OR
Gates
Decoder
Logic
Decoded
Data
Binary to Grey
Line 
Switches
Previous
Data or 
Feedback
Present
  
Data
W-bites
V. Mathematical Calculations for 
Power Analysis
                                             
(1)
Here, capacitance is in µF. So, it is very negligible.
(2)
(3)
(4)
From (2) and (4),
(5)
(6)
(7)
From (2) and (7),
(8)
We know energy formula with respect to voltage 
and capacitance.
These two formulae are the basic formulae for 
energy and power.
W = (1/2)(𝐶𝐶𝐶𝐶2)
P = W/tW = VIt
W/t = VIt /t = VI
P = VIW/t = (1/2)(𝐶𝐶𝐶𝐶2)/t1/2 (𝐶𝐶𝐶𝐶2)f = P
P = (1/2)(𝐶𝐶𝐶𝐶𝐶𝐶2)
      
 
Table 2: Comparison different parameters of three 
Schemes 
Parameter Scheme- 1 
Scheme-
2 
Scheme-
3 
Family Spartan-
3E 
Spartan-
3E 
Spartan-
3E 
Device XC3S500E XC3S500E XC3S500E 
Package PQ208 PQ208 PQ208 
Speed 5 5 5 
Clock 1 1 1 
Logics 148 163 144 
Signals 197 177 175 
IOs 20 11 20 
Dynamic 
Power 0.46mW
 
0.46mW
 
0.46mW
 
Static 
Power 
13.69mW 13.69mW 13.69mW 
 
• As shown in Table.2, number of logics increases 
efficiency. As number of signals  decreases  power 
consumption also decreases from scheme-1to 
scheme-3.  
• In previous system, for only one stage, i.e. Gray 
Encoding  block, dynamic power consumption was 
0.3mW.And now, in the present  system after 
summing for all stages, dynamic power 
consumption is 0.46mW.From this comparison is 
done. We can conclude that power consumption is 
minimized in more amounts. 
VI. Results and Discussion 
a) Scheme-I 
In scheme-I, half invert and full invert is 
performed. In full invert, 00 is converted into 11. When 
any one of the two is performed then inversion bit is set 
to 1, otherwise it is set to 0.  
b) Scheme-II 
Simulation is done on Xilinx 14.5 ISE simulator. 
It is backend design tool. In scheme-II odd inversion is 
added. Type-II transitions are converted into type-IV 
transitions. Data coming at Network interface is from 
Encoder block. Then it is converted into desired 
encoded data which is passed through number of 
routers. This type of encoding is of scheme-II. 
c) Scheme-III 
In scheme-III, there is additional inversion is 
performed that is Even inversion. For that Te block is 
added in second stage. Here, power consumption will 
be less than Scheme-II because; link power 
consumption is minimized in more amounts. 
   
 
 
Binary bit has some switching problem. So, they 
are converted into gray bits. 
 
  
In scheme3, apart from Ty, T2, and T4** blocks, 
Te block is added which will further help in determining 
type of Inversion. 
 
 
   
Detection of number of 1’s is taken placed from 
Ones module. Next is, majority block. It can detect 
major number of 1’s present in inputs to it. Data bits are 
passed through Module-C, checks type of inversion. 
Data is preceded with odd invert, even invert.  
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Power analysis for scheme III for gray Encoding 
[4]
Fig. 7:
Fig. 8: Result of Binary to gray conversion Block
Fig. 9: Result of Previous data Block
Fig. 10: Result of 2nd stage
Fig. 11: Result of Majority Block
  
 
 Last output is gained by making Ex-or operations. 
 
 
 
 
 
  
 
d) Results obtained by LCD Interfacing 
 
 
  
 
 
 
To calculate report for power consumption, first, 
we have to interface encoder and decoder with LCD. On 
this LCD, we can see desired output for both stages, 
encoding and decoding.   
Here, ‘en’ is for enable, ‘clk’ is for clock and ‘rs’ 
is for register select. When there is initialization of lcd 
rs=0. When rs=1, data is as it is written on lcd. When 
en=1, module is enabled or is started. 
 
 
  
VII. Conclusion 
• Encoding and decoding operation is used for 
security purpose. But here, main aim is to reduce 
power consumption in a effective way. 
• Hardware part is used in such a way that cost of 
Spartan 3E (for Xilinx) is the lowest among different 
FPGA families. 
• Dynamic power consumption without interfacing is 
calculated and compared with previous systems.  
• In scheme-I, II, III, on the basis of parameters, 
power analysis is done. 
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